xin/ysyx-workbench
1
0
Fork 0
Code Issues Pull requests 1 Projects Releases Packages Wiki Activity Actions

> sim RTL

Browse source 
ysyx_22040000 李心杨
Linux calcite 6.1.65 #1-NixOS SMP PREEMPT_DYNAMIC Sun Dec  3 06:32:13 UTC 2023 x86_64 GNU/Linux
 19:41:35  up  22:39,  2 users,  load average: 0.53, 0.50, 0.54
This commit is contained in:
tracer-ysyx 2023-12-23 19:41:35 +08:00 committed by xinyangli
parent 8303b1d6fe
commit a58f8d9020
1 changed files with 2 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
npc/Makefile
View file

@ -8,7 +8,8 @@ all: $(OBJDIR)
sim: all sim: all
$(call git_commit, "sim RTL") # DO NOT REMOVE THIS LINE!!! $(call git_commit, "sim RTL") # DO NOT REMOVE THIS LINE!!!
@echo "Running" $(OBJDIR)/Vexample @echo "Running" $(OBJDIR)/Vexample "..."
@echo "================================"
$(OBJDIR)/Vexample $(OBJDIR)/Vexample