ysyx-workbench/npc/vsrc/example.v
tracer-ysyx e3d600fc21 > sim RTL
ysyx_22040000 李心杨
Linux calcite 6.1.69 #1-NixOS SMP PREEMPT_DYNAMIC Wed Dec 20 16:00:29 UTC 2023 x86_64 GNU/Linux
 13:29:52  up  22:08,  2 users,  load average: 1.26, 1.02, 1.00
2024-01-01 13:29:52 +08:00

6 lines
No EOL
87 B
Verilog

module top(
input [1:0] sw,
output ledr
);
assign ledr = sw[1] ^ sw[0];
endmodule