xin/ysyx-workbench
1
0
Fork 0
Code Issues Pull requests 1 Projects Releases Packages Wiki Activity Actions

> build_npc_VSegHandler_nvboard

Browse source 
ysyx_22040000 李心杨
 Linux calcite 6.1.69 #1-NixOS SMP PREEMPT_DYNAMIC Wed Dec 20 16:00:29 UTC 2023 x86_64 GNU/Linux
  15:07:02  up 2 days 14:07,  2 users,  load average: 1.00, 1.26, 1.42
This commit is contained in:
tracer-ysyx 2024-01-10 15:07:02 +08:00 committed by xinyangli
parent b88d57976a
commit df20ddd658
No known key found for this signature in database
1 changed files with 19 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

23
npc/csrc_nvboard/main.cpp
View file

@ -6,20 +6,35 @@
#include <nvboard.h> #include <nvboard.h>
#include <VSegHandler.h> #include <VSegHandler.h>
#ifndef VERILATOR_TOPMODULE
#define VERILATOR_TOPMODULE VSegHandler
#endif
const int MAX_SIM_TIME=100; const int MAX_SIM_TIME=100;
void nvboard_bind_all_pins(VSegHandler* top); void nvboard_bind_all_pins(VERILATOR_TOPMODULE* top);
static void single_cycle(VERILATOR_TOPMODULE* top) {
top->clock = 0; top->eval();
top->clock = 1; top->eval();
}
static void reset(VERILATOR_TOPMODULE* top, int n) {
top->reset = 1;
while (n -- > 0) single_cycle(top);
top->reset = 0;
}
int main(int argc, char **argv, char **env) { int main(int argc, char **argv, char **env) {
VSegHandler *top = new VSegHandler; VERILATOR_TOPMODULE *top = new VERILATOR_TOPMODULE;
nvboard_bind_all_pins(top); nvboard_bind_all_pins(top);
nvboard_init(); nvboard_init();
reset(top, 10);
while (true) { while (true) {
nvboard_update(); nvboard_update();
top->eval(); top->eval();
printf("%d\n", top->clock); single_cycle(top);
// printf("%d, %d, %d", top->io_segs_0, top->io_segs_1, top->io_segs_2);
} }
delete top; delete top;
} }