xin/ysyx-workbench
1
0
Fork 0
Code Issues Pull requests 1 Projects Releases Packages Wiki Activity Actions

> sim RTL

Browse source 
ysyx_22040000 李心杨
Linux calcite 6.1.65 #1-NixOS SMP PREEMPT_DYNAMIC Sun Dec  3 06:32:13 UTC 2023 x86_64 GNU/Linux
 17:33:03  up  20:31,  2 users,  load average: 1.50, 1.26, 0.99
This commit is contained in:
tracer-ysyx 2023-12-23 17:33:03 +08:00 committed by xinyangli
parent a315f9ac2b
commit d6227bf009
1 changed files with 6 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

11
npc/Makefile
View file

@ -2,17 +2,18 @@ VERILATOR := verilator
VSRC := $(wildcard vsrc/*.v)
CPPSRC := $(wildcard csrc/*.cpp)
PREFIX ?= .
PREFIX ?= ./build
OBJDIR := $(PREFIX)/obj
all:
@echo "Write this Makefile by your self."
all: $(OBJDIR)
$(MAKE) -C $(OBJDIR) -f Vexample.mk
sim: obj_dir
sim: $(OBJDIR)
$(call git_commit, "sim RTL") # DO NOT REMOVE THIS LINE!!!
@echo "Write this Makefile by your self."
obj_dir: $(VSRC) $(CPPSRC)
$(OBJDIR): $(VSRC) $(CPPSRC)
mkdir -p $(OBJDIR)
$(VERILATOR) $(VSRC:%=--cc %) $(CPPSRC:%=--exe %) --Mdir $(OBJDIR)
include ../Makefile