df630abf1a
ysyx_22040000 李心杨 Linux calcite 6.1.69 #1-NixOS SMP PREEMPT_DYNAMIC Wed Dec 20 16:00:29 UTC 2023 x86_64 GNU/Linux 18:18:26 up 2 days 17:19, 2 users, load average: 1.03, 0.58, 0.73
60 lines
No EOL
1.3 KiB
C++
60 lines
No EOL
1.3 KiB
C++
#include <cassert>
|
|
#include <cstdlib>
|
|
#include <nvboard.h>
|
|
#include <verilated.h>
|
|
#include <verilated_vcd_c.h>
|
|
|
|
#ifndef VERILATOR_TOPMODULE
|
|
#define VERILATOR_TOPMODULE VSegHandler
|
|
#endif
|
|
|
|
#define CLASS_SYSTEM_HEADER_NAME(name) CLASS_SYSTEM_HEADER_NAME_IMPL(name)
|
|
#define CLASS_SYSTEM_HEADER_NAME_IMPL(name) <name.h>
|
|
#include CLASS_SYSTEM_HEADER_NAME(VERILATOR_TOPMODULE)
|
|
#undef CLASS_SYSTEM_HEADER_NAME
|
|
#undef CLASS_SYSTEM_HEADER_NAME_IMPL
|
|
|
|
const int MAX_SIM_TIME = 100;
|
|
int keycode = 0;
|
|
|
|
template <class F> void cycle(VERILATOR_TOPMODULE *top, F &&f) {
|
|
top->clock = 0;
|
|
top->eval();
|
|
top->clock = 1;
|
|
top->eval();
|
|
f();
|
|
}
|
|
|
|
void nvboard_bind_all_pins(VERILATOR_TOPMODULE *top);
|
|
|
|
static void single_cycle(VERILATOR_TOPMODULE *top) {
|
|
top->clock = 0;
|
|
top->eval();
|
|
top->clock = 1;
|
|
top->eval();
|
|
}
|
|
|
|
static void reset(VERILATOR_TOPMODULE *top, int n) {
|
|
top->reset = 1;
|
|
while (n-- > 0)
|
|
single_cycle(top);
|
|
top->reset = 0;
|
|
}
|
|
|
|
int main(int argc, char **argv, char **env) {
|
|
VERILATOR_TOPMODULE *top = new VERILATOR_TOPMODULE;
|
|
|
|
nvboard_bind_all_pins(top);
|
|
nvboard_init();
|
|
reset(top, 10);
|
|
while (true) {
|
|
nvboard_update();
|
|
cycle(top, [&] {
|
|
if (keycode != top->io_keycode_bits){
|
|
keycode = top->io_keycode_bits;
|
|
printf("%d\n", keycode);
|
|
}
|
|
});
|
|
}
|
|
delete top;
|
|
} |