ysyx-workbench/npc/obj/Vexample___024root.h
tracer-ysyx a315f9ac2b > sim RTL
ysyx_22040000 李心杨
Linux calcite 6.1.65 #1-NixOS SMP PREEMPT_DYNAMIC Sun Dec  3 06:32:13 UTC 2023 x86_64 GNU/Linux
 17:29:41  up  20:27,  2 users,  load average: 1.23, 1.01, 0.86
2023-12-23 17:29:41 +08:00

35 lines
839 B
C++

// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vexample.h for the primary calling header
#ifndef VERILATED_VEXAMPLE___024ROOT_H_
#define VERILATED_VEXAMPLE___024ROOT_H_ // guard
#include "verilated.h"
class Vexample__Syms;
class alignas(VL_CACHE_LINE_BYTES) Vexample___024root final : public VerilatedModule {
public:
// DESIGN SPECIFIC STATE
CData/*0:0*/ __VactContinue;
IData/*31:0*/ __VactIterCount;
VlTriggerVec<0> __VactTriggered;
VlTriggerVec<0> __VnbaTriggered;
// INTERNAL VARIABLES
Vexample__Syms* const vlSymsp;
// CONSTRUCTORS
Vexample___024root(Vexample__Syms* symsp, const char* v__name);
~Vexample___024root();
VL_UNCOPYABLE(Vexample___024root);
// INTERNAL METHODS
void __Vconfigure(bool first);
};
#endif // guard