xin/ysyx-workbench
1
0
Fork 0
Code Issues Pull requests 1 Projects Releases Packages Wiki Activity Actions
ysyx-workbench/npc/vsrc/example.v
Zihao Yu 0fa7144084 first commit
2022-02-21 16:41:03 +08:00

2 lines
28 B
Verilog
Raw Blame History

module example();
endmodule
Reference in a new issue View git blame Copy permalink